دانلود مقاله ISI انگلیسی شماره 140500
کد مقاله سال انتشار مقاله انگلیسی ترجمه فارسی تعداد کلمات
140500 2018 11 صفحه PDF سفارش دهید 4938 کلمه
خرید مقاله
پس از پرداخت، فوراً می توانید مقاله را دانلود فرمایید.
عنوان انگلیسی
An output node split CMOS logic for high-performance and large capacitive-load driving scenarios
منبع

Publisher : Elsevier - Science Direct (الزویر - ساینس دایرکت)

Journal : Microelectronics Journal, Volume 72, February 2018, Pages 109-119

پیش نمایش مقاله
پیش نمایش مقاله

چکیده انگلیسی

In this paper, a new logic with split pull-up (PUN) and pull-down (PDN) networks of static CMOS is presented. The isolation is performed through a push-pull stage and an inner-feedback-interface. This causes two separated outputs of PUN/PDN to have the same voltage in identical evaluating points. Therefore, delay of proposed logic is less than CMOS. Maximum allowable load capacitance of proposed logic is increased. Adaptive-Body-Biasing (ABB) is used during the run-time to change the transistor's effective-threshold-voltage in tradeoff for power and delay. To show the effectiveness of the new logic, an 8-bit Ripple-Carry Adder (RCA), an 8-bit Wallace multiplier and a 16-bit Carry-Look-Ahead Adder (CLA) are implemented and evaluated against, pseudo-static [1] and static CMOS logics on 65 nm standard CMOS technology. Simulations show that proposed logic is 15 and 35% faster than CMOS and pseudo-static, respectively. The proposed logic comes with 28% speedup over CMOS in low-voltage region due to fewer series stages between supply voltage and ground nodes.

خرید مقاله
پس از پرداخت، فوراً می توانید مقاله را دانلود فرمایید.