دانلود مقاله ISI انگلیسی شماره 140667
کد مقاله سال انتشار مقاله انگلیسی ترجمه فارسی تعداد کلمات
140667 2018 11 صفحه PDF سفارش دهید 6527 کلمه
خرید مقاله
پس از پرداخت، فوراً می توانید مقاله را دانلود فرمایید.
عنوان انگلیسی
A 5-bit 1.8 GS/s ADC-based receiver with two-tap low-overhead embedded DFE in 130-nm CMOS
منبع

Publisher : Elsevier - Science Direct (الزویر - ساینس دایرکت)

Journal : AEU - International Journal of Electronics and Communications, Volume 89, May 2018, Pages 6-14

پیش نمایش مقاله
پیش نمایش مقاله

چکیده انگلیسی

Along with CMOS technology scaling, ADC-based serial link receivers have drawn growing interest in backplane communications but power dissipation of the ADC and complex digital equalizer in such digital receivers can be a limiting factor in high-speed applications. Implementing analog embedded equalization within the front-end ADC structure can potentially relax the ADC resolution requirement and reduces the complexity of the DSP which results in a more energy-efficient receiver. In this paper, the equivalence between the speculative comparisons of a loop-unrolling DFE and an ADC with non-uniform quantization levels is utilized to propose a novel ADC-based DFE receiver structure. The equivalency partially compensates for the power overhead imposed by loop-unrolling DFE. The 5-bit prototype receiver with two-tap embedded DFE is designed, laid out and simulated in a 130-nm CMOS process with 1.8 Gbps data rate. With embedded DFE disabled, the receiver achieves 4.57-bits ENOB and 1.77 pJ/conv.-step FOM. With 1.8-Gbps signaling across a 48-in FR4 channel, the two-tap DFE enabled receiver opens the completely closed eye and allows for a 0.26 UI timing margin at a BER of 10−9. The total active area is 0.21 mm2 and the ADC consumes 76 mW from a 1.2-V supply.

خرید مقاله
پس از پرداخت، فوراً می توانید مقاله را دانلود فرمایید.