An accurate 1-V threshold voltage reference for ultra-low power applications

Alessandro Parisia, Alessandro Finocchiaro, Giuseppe Palmisano

Università di Catania, Facoltà di Ingegneria, DIEEI, V. le A. Doria 6, 95125 Catania, Italy

STMicroelectronics s.r.l., Stradale Primosole 50, 95121 Catania, Italy

ARTICLE INFO

Keywords:
Voltage reference
PTAT and CTAT currents
Ultra-low power circuit
Low-voltage application
CMOS technology

ABSTRACT

An ultra-low power voltage reference circuit is presented, which is based on proportional (PTAT) and complementary (CTAT) to absolute temperature current generation and performs current-mode voltage reference with first-order temperature compensation. Thanks to the use of subthreshold CMOS transistors and an operational amplifier, the circuit achieves low sensitivity to power supply variations while providing low voltage capability. Measurements show that the proposed circuit provides a reference voltage of around 597 mV and correctly operates with a supply voltage ranging from 3.3 V to 1 V and temperature variations from −40 to 85 °C. The overall current consumption is below 1 μA, thus making it suitable for RF-powered and ultra-low power sensor network applications. The chip was fabricated in a standard 0.13-μm CMOS technology and occupies a core area as low as 0.02 mm².

1. Introduction

Low power and low voltage design techniques have become mandatory to meet the requirements of many integrated-circuit (IC) applications and also for technological reasons [1,2]. Indeed, low power design is essential in battery-operated systems to preserve operating time whereas in battery-less RF-powered systems guarantees fast start-up and better harvester sensitivity [3–6]. Moreover, low power and low voltage approach is of great importance in ICs with nanoscale technologies to avoid transistor breakdown and improve reliability.

By considering battery-less devices based on RF harvesting, the low power and low voltage design strategy involves all the functional blocks of the IC in both the analog and digital side, and mainly the power management unit (PMU) that greatly contributes to the overall power consumption. A key building block of a PMU is the voltage reference that sets the accuracy of the regulated power supply and determines its temperature behaviour.

Many approaches have been developed in the last decade to implement voltage references with low or even extremely low power consumption [7–17]. One of the most popular voltage references in CMOS technology for low voltage applications is shown in Fig. 1 [7]. It exploits a linear combination of proportional (i.e., PTAT) and complementary (i.e., CTAT) to absolute temperature currents to generate a reference voltage across resistance R4. The circuit uses parasitic bipolar PNP transistors that have a poor performance in terms of current gain, βF, and mainly suffers from the offset voltage due to the operational amplifier that greatly impacts accuracy.

To overcome the offset limitation, other types of current-mode voltage references are adopted [8,9]. However, they also employ parasitic bipolar transistors to perform PTAT and CTAT current generators.

There are also fully CMOS voltage references that make use of MOS transistors with different threshold voltages [10,11]. These circuits also avoid resistances, thus allowing to drastically reduce silicon area and power consumption. They can be designed with nano-ampere quiescent currents but exhibit a low accuracy, due to a high sensitivity to process variations, and require extra fabrication masks to implement different threshold voltages. Moreover, the reference voltage only depends on technology parameters and complex circuitry is needed to set a specific value.

In this paper, a fully standard CMOS threshold voltage reference is presented, which operates from 3.3 V down to a 1 V while exhibiting high accuracy against power supply variations. The circuit was designed for a battery-less transceiver based on RF energy harvesting [4,5]. It exploits MOS transistors operating in weak inversion for both PTAT and CTAT currents and an operational amplifier that improves accuracy of current matching and provides low voltage capability.

The paper is organized as follows. Section 2 deals with circuit description and design guidelines of the proposed voltage reference.
expression of the PTAT current is hence given by \( I_{\text{PTAT}} = \frac{V_{\text{REG}}}{R_{\text{PTAT}}} = \frac{V_{\text{GS}} - V_{\text{GS}2}}{R_{\text{PTAT}}} = \frac{mV_{\text{T}} \ln N}{R_{\text{PTAT}}} \) (1)

where \( m \) and \( N \) are the subthreshold slope parameter and the ratio of the form factor of \( M_2 \) to the one of \( M_1 \), respectively, and \( V_t \) is the thermal voltage.

The use of subthreshold-biased MOS transistors in the CTAT current generator provides a negative temperature coefficient similar to the one of bipolar transistors [15]. However, CMOS transistors avoid the inaccuracy due to the contribution of base currents, which are not negligible since bipolar transistors of standard CMOS technologies suffer from a low \( \beta_b \) (i.e., typically lower than 20).

The expression of the CTAT current is [18].

\[
I_{\text{CTAT}} = \frac{I_{\text{REF}}}{R_{\text{CTAT}}} = \frac{I_{\text{GS}1} + k_{10} \left( \frac{T}{T_0} - 1 \right) + mV_{\text{T}} \ln \left( \frac{\beta_b}{\mu C V_{\text{GS}1}} \right)}{R_{\text{CTAT}}} \quad (2)
\]

where \( V_{\text{GS}1} \) is the threshold voltage at the nominal temperature \( T_0 \), \( k_{10} \) is a temperature parameter of the threshold voltage, \( I_t \) is the drain current of \( M_1 \).

\( I_{\text{PTAT}} \) and \( I_{\text{CTAT}} \) currents are mirrored into \( R_{\text{OUT}} \) thanks to current mirrors \( M_{3-5} \) and \( M_{6-7} \), respectively, providing reference voltage \( V_{\text{REF}} \) that is given by

\[
V_{\text{REF}} = \alpha V_{\text{T}} + \beta V_{\text{GS}1} \quad (3)
\]

where

\[
\alpha = \frac{mV_{\text{T}} \ln N}{R_{\text{PTAT}}} \quad \text{and} \quad \beta = \frac{R_{\text{OUT}}}{R_{\text{CTAT}}}. \]

By properly setting \( N \) and ratios \( R_{\text{OUT}}/R_{\text{PTAT}}, R_{\text{OUT}}/R_{\text{CTAT}} \), cancellation of the temperature coefficient at a specific operating temperature can be achieved thus performing a first-order temperature compensation.

2.1. The operational amplifier

The operational amplifier in the proposed voltage reference is a key building block for performance parameters such as low sensitivity to power supply variations and low voltage capability, as mentioned before.

A complete schematic of the threshold voltage reference that includes the detailed topology of the OPAMP and the start-up circuit is shown in Fig. 3. The OPAMP is embedded in the PTAT and CTAT current generators. Indeed, it exploits transistors \( M_1 \) and \( M_3 \) and resistances \( R_{\text{PTAT}} \) and \( R_{\text{CTAT}} \), which are key components of these generators. Although a two-stage OPAMP would be suitable to guarantee accuracy and low voltage capability, the differential stage (see Fig. 2) along with the voltage reference core and transistor \( M_6 \) inherently produce a three-stage amplifier. A reversed Nested-Miller compensation [19] is adopted for frequency stability. The OPAMP can be illustrated by the simplified block diagram in Fig. 4. The first stage is performed by the differential stage, \( M_{6-14} \) (see Fig. 3), and drives the second gain stage that is implemented by the cascode stage, \( M_{6-14} \), loaded by \( R_{\text{CTAT}} \). The third stage is made up of the conventional self-biased PTAT current generator, which is composed of transistors \( M_{1,2} \) and resistance \( R_{\text{PTAT}} \). The third stage includes two gain paths with opposite sign, whose signals are summed at the OPAMP inverting input terminal. The non-inverting gain path is composed of \( M_1 \) and low-voltage cascode current mirror \( M_{3-1,2} \), whereas the inverting gain path is performed by \( M_2 \) and \( R_{\text{PTAT}} \). The low-voltage cascode current mirror improves PTAT current accuracy against power supply variations while preserving low voltage capability.

The gains of the three stages of the open-loop amplifier in Fig. 4 can be expressed as
دریافت فوری متن کامل مقاله

امکان دانلود نسخه تمام متن مقالات انگلیسی
امکان دانلود نسخه ترجمه شده مقالات
پذیرش سفارش ترجمه تخصصی
امکان جستجو در آرشیو جامعی از صدها موضوع و هزاران مقاله
امکان دانلود رایگان ۲ صفحه اول هر مقاله
امکان پرداخت اینترنتی با کلیه کارت های عضو شتاب
دانلود فوری مقاله پس از پرداخت آنلاین
پشتیبانی کامل خرید با بهره مندی از سیستم هوشمند رهگیری سفارشات