



## Strain sensitivity of gate leakage in strained-SOI *n*MOSFETs: A benefit for the performance trade-off and a novel way to extract the strain-induced band offset

F. Rochette<sup>a,b,\*</sup>, X. Garros<sup>a</sup>, G. Reimbold<sup>a</sup>, F. Andrieu<sup>a</sup>, M. Cassé<sup>a</sup>, M. Mouis<sup>b</sup>, G. Ghibaudo<sup>b</sup>, F. Boulanger<sup>a</sup>

<sup>a</sup>CEA-LETI/Minattec, 17 rue des Martyrs, 38054 Grenoble, France

<sup>b</sup>IMEP-LAHC/Minattec, 3 Parvis Louis Néel, 38016 Grenoble, France

### ARTICLE INFO

#### Article history:

Received 2 March 2009

Received in revised form 4 March 2009

Accepted 5 March 2009

Available online 13 March 2009

#### Keywords:

MOSFET

Strained silicon

FD-SOI

Gate leakage

Band offset

Fowler–Nordheim

### ABSTRACT

The impact of biaxial stress on gate leakage is investigated on fully-depleted silicon-on-insulator (FD-SOI) *n*MOS transistors, integrating either a standard gate stack or an advanced high- $\kappa$ /metal gate stack. It is demonstrated that strained devices exhibit significantly reduced leakage currents (up to  $-90\%$  at  $E_{ox} = 11$  MV/cm for  $\sigma_{tensile} = 2.5$  GPa). This specific effect is used to extract the conduction band offset  $\Delta E_c$  induced by strain and is shown to be accurate enough to monitor stress in MOSFETs. This new technique is much less sensitive to gate oxide defects than the method based on the threshold voltage shift  $\Delta V_T$ . This accurate experimental extraction allowed us to pick out realistic values for the deformation potentials in silicon ( $\Xi_u = 8.5$  eV and  $\Xi_d = -5.2$  eV), among the published values.

© 2009 Elsevier B.V. All rights reserved.

## 1. Introduction

Strained silicon films have been recently introduced in CMOS technologies to boost mobility performance of metal–oxide–semiconductor field-effect-transistors [1–3]. The modification of the silicon band structure induced by biaxial strain also affects the threshold voltage  $V_t$  [4,5] and the gate leakage current density  $J_g$  [6–10], which has strong implication on circuit performance by reducing power consumption. Although accurate knowledge of the deformation potential values would be useful for modelling tools, there is still no consensus about their exact values, as shown by the various set of parameters found in the literature [11–13] (see inset of Fig. 3). In this paper, we propose to use the strain sensitivity of gate leakage to give realistic parameters. Results are compared to those obtained from an extraction based on the  $V_t$  shift,  $\Delta V_T$ .

## 2. Experimental details

Lightly p-doped undoped ( $N_a = 10^{15}$  at/cm<sup>3</sup>) SOI and strained-SOI (sSOI) substrates have been used for this analysis [14]. The sSOI substrates have been fabricated using a relaxed  $Si_{1-x}Ge_x$  starting

buffer layer with Ge content of 20%, 30% and 40%. The top Si layers have then been thinned down to 10 nm by sacrificial oxidations. Thanks to this process, sSOI substrates do not suffer from Ge out diffusion towards the gate oxide interface [15,16] since the starting SiGe layer is removed before device processing (Inset of Fig. 1).

The tensile biaxial stress  $\sigma$  induced in the Si films was measured by Raman spectroscopy. It was estimated to 1.3 GPa, 2.0 GPa and 2.5 GPa, corresponding to an in-plane deformation  $\epsilon_{||}$  of 0.72%, 1.1% and 1.38%, respectively (Fig. 1). The amount of stress in the SOI film was proportional to the Ge content  $x$ , apart from a small relaxation for  $x = 40\%$ .

*n*MOSFETs have then been fabricated using a conventional process flow. A 5 nm SiO<sub>2</sub> film ( $t_{ox}$ ) was thermally grown and a  $n + (10^{20}$  cm<sup>-3</sup>) highly-doped poly-silicon film was used as gate electrode. As a consequence, the threshold voltage  $V_t$  was negative, as shown in Fig. 2 ( $V_t = -0.12$ V for unstrained-SOI devices). The resulting EOT is around 4.8 nm, as determined by fitting C–V measurements to 1D Poisson–Schrödinger simulations. Measurements have been performed on  $10 \times 10 \mu\text{m}^2$  devices.


## 3. Results and discussions

### 3.1. Mobility

A 75% and 90% electron mobility ( $\mu_e$ ) gain at high electrical field (at  $N_{inv} = 10^{13}$  cm<sup>-2</sup> corresponding to  $E_{eff} \sim 0.78$  MV/cm) was obtained for sSOI 20% and 30%, respectively (Fig. 1). Such an increase

\* Corresponding author. Address: IMEP-LAHC/Minattec, 3 Parvis Louis Néel, 38016 Grenoble, France. Tel.: +33 456 52 95 44; fax: +33 456 52 95 01.

E-mail addresses: [florent.rochette@minattec.inpg.fr](mailto:florent.rochette@minattec.inpg.fr), [flo.rochette@laposte.net](mailto:flo.rochette@laposte.net) (F. Rochette).



**Fig. 1.** Tensile biaxial stress (left axis), measured by  $\mu$ -Raman, and electron effective mobility (right axis) in strong inversion ( $N_{inv} = 10^{13} \text{ cm}^{-2}$ ), extracted by the split  $C$ - $V$  technique (dispersion on 40 dies), versus the Ge content in starting  $\text{Si}_{1-x}\text{Ge}_x$  relaxed substrate. Inset: schema of a sSOI device. Note that Ge sources have been removed before device processing.

has been repeatedly observed [1,2] and attests that the initial strain is maintained in the final processed device.

### 3.2. Threshold voltage

Figs. 2 and 3 show that  $V_t$  decreases linearly with  $\sigma$ . Assuming an ideal gate oxide (no interface states and no fixed charges), the threshold voltage in FD-SOI single gate devices can be analytically expressed as [17]:

$$V_t = \phi_M - \chi_{\text{Si}} - \frac{E_{\text{gSi}}}{2} + \frac{k_B T}{q} \ln \left( \frac{C_{\text{ox}} k_B T}{q^2 t_{\text{Si}} n_{\text{Si}}} \right) + \frac{h^2 \pi^2}{8 q m_{\text{Si}}^{*c} t_{\text{Si}}^2} \quad (1)$$

It depends on the temperature  $T$ , the properties of the Si film (i.e., the electron affinity  $\chi_{\text{Si}}$ , the silicon bandgap  $E_{\text{gSi}}$ , the film thickness  $t_{\text{Si}}$  and the intrinsic carrier concentration  $n_{\text{Si}}$ ) and on the gate and oxide parameters (i.e., the gate workfunction  $\phi_M$  and the oxide capacitance  $C_{\text{ox}}$ ). The last term takes into account the variation of  $V_t$  due to carrier confinement at the top interface. It depends on the effective electron mass  $m_{\text{Si}}^{*c}$  in the confinement direction [0 0 1] and on  $t_{\text{Si}} \cdot k_B$  and  $h$  are Boltzmann's and Planck's constants, respectively.  $q$  is the electronic charge. Given that  $n_{\text{Si}} = \sqrt{N_{\text{Csi}} N_{\text{Vsi}}} \exp(-E_{\text{gSi}}/2)$ , the  $V_t$  shift  $\Delta V_t = V_t^{\text{sSOI}} - V_t^{\text{SOI}}$  induced by the biaxial strain is thus given by:


$$\Delta V_t = -(\chi_{\text{sSi}} - \chi_{\text{Si}}) - \frac{k_B T}{2q} \ln \left( \frac{N_{\text{Csi}} N_{\text{Vsi}}}{N_{\text{Csi}} N_{\text{Vsi}}} \right) + \frac{h^2 \pi^2}{8 q t_{\text{Si}}^2} \left( \frac{1}{m_{\text{sSi}}^{*c}} - \frac{1}{m_{\text{Si}}^{*c}} \right) \quad (2)$$

As the effective carrier masses hardly changes with biaxial strain [18–20], the second and third terms can be neglected ( $\sim 8 \text{ mV}$  and  $\sim 0.3 \text{ mV}$ , respectively, at worst for  $x_{\text{Ge}} = 0.4$ , i.e., less than 5% of the experimental  $\Delta V_t$ ). Therefore, in FDSOI devices,  $\Delta V_t$  can be directly linked to the conduction band offset  $\Delta E_c = -(\chi_{\text{sSi}} - \chi_{\text{Si}})$ . Using the  $\langle 100 \rangle$  strain tensor [11], it is expressed as

$$\Delta V_t = \Delta E_c \approx \Delta E_c^{\text{A2}} = \Xi_d (2\varepsilon_{//} + \varepsilon_{\perp}) + \Xi_u \varepsilon_{\perp} \quad (3)$$

where  $\varepsilon_{//}$  and  $\varepsilon_{\perp}$  are the in-plane and the normal components of the strain tensor, respectively.  $\Xi_d$  and  $\Xi_u$  are the dilatation and uniaxial deformation potential coefficients of the Herring's theory [21], respectively.

The experimental  $\Delta V_t$  values have been compared to this model in Fig. 3. The best fit was obtained with the values  $\Xi_u$  and  $\Xi_d$  proposed by Kanda [13] and given in the inset of Fig. 3.



**Fig. 2.** Cumulative distributions of threshold voltages  $V_t$  obtained on 40 SOI and sSOI nMOSFETs at room temperature.  $V_t$  is very well controlled and is shifted negatively with increasing strain in the Si film.


### 3.3. Gate leakage

The gate leakage current densities  $J_g$  in unstrained and strained devices were compared in Fig. 4 as a function of the oxide field  $E_{\text{ox}}$ . In the trap-assisted-tunneling regime (TAT) [22,23],  $J_g$  weakly depends on strain since it is rather controlled by the trap density in the oxide. In contrast, in the Fowler–Nordheim regime (Fig. 6,  $\phi_b < q \cdot V_{\text{ox}}$ ),  $J_g^{\text{sSOI}}$  was reduced at same  $E_{\text{ox}}$  compared to  $J_g^{\text{SOI}}$ . This reduction is plotted in Fig. 5 versus stress level.

Considering that there is only one injection level, the lowest energy level  $E_0^{\Delta 2}$  [24,25], and that the effective barrier  $\phi_b - E_0^{\Delta 2}$  is almost constant in the FN regime, as proposed by Weinberg who considered a constant mean value for  $E_0^{\Delta 2}$  [24,25], a simple method, based on the FN classical expression, is then proposed to extract the barrier height  $\phi_b$  (Fig. 6):

$$J_{\text{FN}} = A \cdot E_{\text{ox}}^2 \cdot \exp \left( -\frac{B^* (\phi_b^{\text{FN}})^{3/2}}{E_{\text{ox}}} \right) \quad (4)$$

$$\text{with } A = \frac{q^3 (m_{\text{Si}}^{*c} / m_{\text{ox}}^{*c})}{8 \pi h \phi_b^{\text{FN}}} \quad (5)$$



**Fig. 3.** Strain-induced variations of  $V_t$  ( $\Delta V_t = V_t^{\text{sSOI}} - V_t^{\text{SOI}}$ ) and of barrier height  $\phi_b$  ( $\Delta \phi_b = \phi_b^{\text{sSOI}} - \phi_b^{\text{SOI}}$ ) with respect to the stress in the  $(001)$  plane. Inset: potential deformation values found in the literature. Experimental data are in very good agreement with Kanda's values.

متن کامل مقاله

دریافت فوری ←

**ISI**Articles

مرجع مقالات تخصصی ایران

- ✓ امکان دانلود نسخه تمام متن مقالات انگلیسی
- ✓ امکان دانلود نسخه ترجمه شده مقالات
- ✓ پذیرش سفارش ترجمه تخصصی
- ✓ امکان جستجو در آرشیو جامعی از صدها موضوع و هزاران مقاله
- ✓ امکان دانلود رایگان ۲ صفحه اول هر مقاله
- ✓ امکان پرداخت اینترنتی با کلیه کارت های عضو شتاب
- ✓ دانلود فوری مقاله پس از پرداخت آنلاین
- ✓ پشتیبانی کامل خرید با بهره مندی از سیستم هوشمند رهگیری سفارشات