Analytical models for channel potential, threshold voltage, and subthreshold swing of junctionless triple-gate FinFETs


State Key laboratory of ASIC and system, School of Information Science and Technology, Fudan University, 220 Handan Road, Shanghai 200433, China

A R T I C L E  I N F O

Article history:
Received 7 April 2015
Received in revised form 5 October 2015
Accepted 4 February 2016
Available online 23 February 2016

Keywords:
Semiconductor device
Analytical
MOSFET
Modeling and simulation

A B S T R A C T

Analytical models for channel potential, threshold voltage, and subthreshold swing of the short-channel fin-shaped field-effect transistor (FinFET) are obtained. The analytical model results are verified against simulations and good agreements are observed. Analytical expressions for subthreshold swing, drain induced barrier lowering effect, and threshold voltage roll-off characteristics are presented. The explicit expressions for threshold voltage and subthreshold swing make the model useful in the practical applications of the device.

© 2016 Elsevier Ltd. All rights reserved.

1. Introduction

As the channel length of metal–oxide–semiconductor field-effect transistors (MOSFETs) scales down to the deca-nanometer regimes, short channel effects (SCEs), carrier mobility degradation, and currents tunneling through the extremely thin gate oxide become much more serious [1]. To solve these problems, a new type of MOSFET, the triple-gate FinFET, has been proposed, studied and adapted as a technical solution for the 22 nm technology node and beyond [2–9]. However, as MOSFETs continue to scale down to the nanometer regimes, the fabrication processes of the source/drain (S/D) of the traditional inversion-mode (IM) transistor are rather complicated; the large contact resistances of S/D of the IM transistor degrade the MOSFETs; and the thermal budget of the traditional S/D will be a heavy burden. All these problems will limit the use of the triple-gate FinFETs. To tackle these problems and to improve the device performance, the junctionless (JL) MOSFET was put forward and explored to a great extent [10–17]. Unlike the traditional IM transistor where acceptors and donors are doped in the channel and the S/D regions, respectively, a JL transistor is doped with the same type of dopant throughout the channel and S/D regions. Therefore, the fabrication processes are simplified and the S/D contact resistances are decreased.

To facilitate the applications of the device in integrated circuits, analytical models for channel potential, threshold voltage, $V_{th}$, and subthreshold swing, $SS$, are inevitably needed in the practical use of the device. Lots of theoretical researches have been carried out on the characteristics of drain current, $I_{DS}$, $V_{th}$, and $SS$ of the JL double-gate (DG) MOSFETs in the literature [18–21]. Explorations on the analytical models of the JL surrounding-gate (SG) or nanowire MOSFETs have been conducted in [22–26]. In our previous work, we obtained the analytical models of $V_{th}$ and $SS$ for JL SG transistors [27]. Trevisoli and others investigated the $I_{DS}$ model for triple-gate JL nanowire transistors [28]. They obtained the $I_{DS}$ model based on the approach of adding the solution of the 3-D Laplace equation to the solution of the 2-D Poisson equation, instead of solving the 3-D Poisson equation directly. The analytical expressions for $V_{th}$ and $SS$ of the JL FinFET with a short channel are desired in the applications of the device.

In this work, we focus our research on the $V_{th}$ and $SS$ of the JL FinFET with a short channel. We solve the 3-D Poisson equation directly and obtain an analytical expression for channel potential. Then, we achieve the analytical expression for $V_{th}$ based on the new definition we put forward in our previous work [27]. After that, analytical expressions for $SS$, drain induced barrier lowering effect (DIBL) and $V_{th}$ roll-off characteristics are obtained.

2. Analytical model

The sketches of the JL FinFET similar to those in [8] are shown in Fig. 1(a) and (b). The Cartesian axes of $x$, $y$, and $z$ are along the channel length, width, and height directions, respectively. The channel material of the device is heavily n-doped silicon. The channel is surrounded with a very thin oxide layer and the oxide is...
then enclosed with a fin-shaped gate, which can either be a metal or a heavily doped polysilicon.

The Poisson equation in the channel is

$$\frac{\partial^2 \phi}{\partial x^2} + \frac{\partial^2 \phi}{\partial y^2} + \frac{\partial^2 \phi}{\partial z^2} = -\frac{qN_0}{\varepsilon_{si}}\left[1 - \exp\left(\frac{\phi - V}{V_t}\right)\right],$$

(1)

where $\phi$ is electric potential, $N_0$ the doping density, and $\varepsilon_{si}$ the permittivity of silicon. $V_t = k_B T/q$ is thermal voltage and $V$ is the quasi-Fermi potential. $q$, $k_B$, and $T$ have their usual meanings.

### 2.1. Electric potential in the channel

In this work, the voltage at the source end is set to be the reference, $V_R$. Similar to the treatment used in [2,3,8], the boundary conditions of the device can be simplified as follows:

$$\phi(0,y,z) = V_R$$

(2a)

$$\phi(L,y,z) = V_R + V_{GS}$$

(2b)

$$\phi(x,T_{eff}/2,z) = V_{GS} - V_{FB}.$$

(2c)

$$\phi(x,-T_{eff}/2,z) = V_{GS} - V_{FB}.$$  

(2d)

$$\phi(x,y,H_{eff}) = V_{GS} - V_{FB}.$$  

(2e)

$$\frac{\partial \phi}{\partial z} |_{z=0} = 0$$  

(2f)

where $V_{GS}$ is the drain bias, $V_{GS}$ the gate bias, $V_{FB}$ the flat-band voltage, and $L$ the gate length. $T_{eff}$ and $H_{eff}$ are effective thickness and effective height of the channel, defined as [2,3]

$$T_{eff} = \sqrt{T_{fin}(T_{fin} + 4T_{ox2} \varepsilon_{si}/\varepsilon_{ox})},$$

(3a)

$$H_{eff} = \sqrt{H_{fin}(H_{fin} + 2T_{ox2} \varepsilon_{si}/\varepsilon_{ox})},$$

(3b)

where $T_{ox1}$, and $T_{ox2}$ are the oxide thicknesses shown in Fig. 1(b), and we assume $T_{ox1} = T_{ox2} = T_{ox}$ in this work. $H_{fin}$, and $T_{fin}$ are the channel height and channel thickness, respectively. $\varepsilon_{ox}$ is the permittivity of the oxide.

From (2f), the bottom boundary condition could be replaced with the following equation [3]

$$\phi(x,0,-H_{eff}) = V_{GS} - V_{FB}.$$  

(4)

It is hard to obtain an analytic solution of potential $\phi$ in (1). Different from the traditional IM FinFET, the JL FinFET will be turned on in the partially depleted region, and turned off in the fully depleted region [21,25,27]. Similar to the treatment used in [25,27], a full depletion approximation is used, the exponential term in (1) can be ignored in the subthreshold region, and (1) is simplified to:

$$\frac{\partial^2 \phi}{\partial x^2} + \frac{\partial^2 \phi}{\partial y^2} + \frac{\partial^2 \phi}{\partial z^2} = -\frac{qN_D}{\varepsilon_{si}},$$

(5)

With boundary conditions (2a) and (2b), the electric potential along the channel length direction ($x$) can be described by a summation of series [8,29,30], then, analytic solution for (5) can be obtained

$$\phi(x,y,z) = V_R + \frac{V_{GS}}{C_0/C_1}x + \sum_{m=1}^{\infty} A_n(y,z) \sin \left(\frac{m\pi x}{L}\right)$$

(6)

As shown in the Appendix A, $A_n(y,z)$ is given by

$$A_n(y,z) = C_0(y,z) + \varphi_n,$$

(7)

where $C_0(y,z) = \sum \sum g_{m,n}(m) \cos \left[\frac{m\pi y}{L}\right] \cos \left[\frac{n \pi z}{H}\right]$ and

$$g_{m,n}(m) = \frac{m \pi y}{L} \pi \frac{V_{GS} - V_{FB}}{[m - 0.5]^2 + [n \pi / H]^2 + [m - 0.5]^2 / H^2 + n^2 / L^2]} \times \left[\frac{1}{m - 0.5} + \sqrt{m - 1}\right]$$

$$\varphi_n = 2 \pi \left[\frac{V_{GS} - V_{FB}}{H} \frac{1 - (1)^n}{1 - (1)^n} + \frac{V_{DS} - (1)^n}{V_{DS}}\right]$$

(8)

$m$, $n$, and $l$ are all positive integers.

### 2.2. Threshold voltage

Similar to the definition used in [25,27], the threshold voltage in this paper is defined as the voltage applied to the gate to make the whole channel in full depletion, which means the mobile charges can be neglected. Exactly speaking, however, the mobile charge density varies in the channel as a function of the electric potential. We choose a location where the electric potential of the average value, $\phi_{ave}$. Generally, for the JL FinFETs, $V_{GS} < V_{FB}$, then along the $y$ and $z$ directions, the electric potential will be the highest at the location $y=0$ and $z=0$. So we choose the average potential place at the location: $x = x_{min}$, $y = 0$, $z = 0$, which means

$$\phi_{ave} = \phi(x_{min},0,0)$$

(9)

where $x = x_{min}$ is the location the electric potential reaches the minimum along the $x$ direction, it can be approximated as [2,4]

$$x_{min} = \frac{L}{2} - \frac{1}{2\pi} \left(\frac{V_{T_{eff}}}{1 + H_{eff}}\right)^{-1/2} \ln(1 + V_{DS}/V_R).$$

(10)

If the following equation holds true,

$$\phi(x_{min},0,0) - V = -2V_t,$$

(11)

the exponential term in (1) is then negligibly small and the channel can be considered as in full depletion condition, and,
دریافت فوری
متن کامل مقاله

امکان دانلود نسخه تمام متن مقالات انگلیسی
امکان دانلود نسخه ترجمه شده مقالات
پذیرش سفارش ترجمه تخصصی
امکان جستجو در آرشیو جامعی از صدها موضوع و هزاران مقاله
امکان دانلود رایگان ۲ صفحه اول هر مقاله
امکان پرداخت اینترنتی با کلیه کارت های عضو شتاب
دانلود فوری مقاله پس از پرداخت آنلاین
پشتیبانی کامل خرید با بهره مندی از سیستم هوشمند رهگیری سفارشات