Quantum simulation study of single halo dual-material gate CNTFETs

Wei Wang *, Na Li, Chunping Xia, Guanrnan Xiao, Yuzhou Ren, Hao Li, Lifen Zheng, Jin Li, Junjie Jiang, Xiaoping Chen, Kai Wang

College of Electronic Science Engineering, Nanjing University of Posts and Telecommunications, Nanjing, Jiangsu 210046, PR China

A R T I C L E   I N F O

Article history:
Received 14 March 2013
Received in revised form 11 August 2013
Accepted 14 October 2013
Available online 15 November 2013

The review of this paper was arranged by Dr. Y. Kuk

Keywords:
CNTFETs
Non-equilibrium Green's functions (NEGF)
Halo doping
Short-channel effects (SCE)
Dual-material-gate

A B S T R A C T

For the first time, a novel single halo dual-material gate carbon nanotube Field-Effect Transistors (CNTFETs) with doped source and drain extensions is proposed and simulated using quantum simulation. The simulations are based on two-dimensional non-equilibrium Green's functions (NEGF) solved self-consistently with Poisson's equations. Comparisons are made for electrical characteristics among four CNTFETs structures, which are conventional single-material-gate CNTFETs (C-CNTFETs), halo single-material-gate CNTFETs (HALO-CNTFETs), dual-material-gate CNTFETs (DMG-CNTFETs), and halo dual-material-gate CNTFETs (HALO-DMG-CNTFETs). The results show that the HALO-DMG structure decreases significantly the leakage current and increases on-off current ratio as well as cutoff frequency. It is also demonstrated that HALO-DMG structure possesses two perceivable steps in potential profile of the channel, which leads to another lateral electric field peak inside the channel, thus improve both carrier efficiency and the immunity against short-channel effects (SCE). Finally, the high-frequency characteristics of the CNTFETs have been discussed based on the channel vertical electric field distributions. The parasitic capacitance has a great influence on the cutoff frequency, and limits the RF performance of the device.

1. Introduction

Carbon nanotubes Field-Effect Transistors (CNTFETs) are promising candidates for fundamental components in the future nano-electronics. Compared to silicon counterparts, due to an exceptionally high mobility, and the near ballistic transport in the channel [1], CNTFETs can obtain higher driving current, faster operation speed and significant reduction in power consumption. These make CNTFETs extremely suitable for high performance CMOS circuit applications. For example, recent progress in CNTFETs has been reported that terahertz cutoff frequency can be achieved with high-frequency and low-noise transistor [2–4].

The major limiting factor for CNTFETs downsizing is the so-called short-channel effects (SCE) which are caused by the increasing charge sharing from the source and drain. To alleviate this problem, different solutions have been proposed to enhance the immunity against SCE [5–8]. Among the possible solutions, dual-material-gate (DMG) structures have been proved to be the most efficient method to overcome the bottleneck of transport efficiency and SCE [9–13]. Due to the discontinuity work function of the gate, this structure leads to potential step along the channel at the conjunction of different gate metals. As the drain potential changes, the step in potential increases, which provides a better shielding of the channel from the drain variation and results in an increase of average carrier velocity in the channel. Xiang et al. have achieved the preparation of a hetero-gate structure by chemical doping method [14]. Since the gate material may be substantially related to the metal and the oxide, preparation technology of hetero-material gate structure is entirely feasible in practical applications.

On the other hand, halo implantation is generally used to suppress threshold voltage roll-off, drain-induced barrier lowering, and to prevent punch through for CNTFETs, which is another method to increase carrier transport efficiency [15–18]. Besides that, halo structures can also help CNTFETs to achieve the modulation of electric field distributions and electrostatic potential along the channel, thus the devices will have better control of gate over the conductance of the channel.

In order to possess the advantages of both DMG and halo structures which can help reduce SCE and gate capacitance simultaneously, we propose a compound structure called halo dual-material-gate CNTFETs (HALO-DMG-CNTFETs). In this paper, we have investigated the effects of halo for conventional single-material-gate CNTFETs (C-CNTFETs) and DMG-CNTFETs, using two-dimensional numerical simulations, which are based on the self-consistent solution of the two-dimensional Green's functions and Poisson equations. The results show that in the structure we have proposed, SCE are suppressed because of the perceivable steps in the surface potential, which screens the drain potential variation and the cutoff frequency can reach terahertz. However, parasitic capacitance has a great influence on the cutoff frequency, and limits the RF performance of the device.

* Corresponding author. Tel.: +86 13390798980.
E-mail address: wangweij@njupt.edu.cn (W. Wang).

© 2013 Elsevier Ltd. All rights reserved.
2. Model and methods

Our model is based on the self-consistent calculation of the potential and charge density in CNTFET [19–24]. The calculation of charge density is using the NEGF. The retarded Green’s function of the device is:

\[ G(E) = [(E + i\eta)^{-1} - H_D - \Sigma_\delta - \Sigma_\sigma]^{-1} \]  

where \( \eta \) is a positive infinitesimal, \( E \) is energy, \( H_D \) is the Hamiltonian when electrons in CNT is under the best adjacent approximation, \( \Sigma_\delta \) and \( \Sigma_\sigma \) is self-energy generated by device’s source and drain electrode, which can be solved by calculating the surface Green function using iterative approach. Once we get the Green function, the density of electron and hole in any position in the device can be given by following equations:

\[ n(r) = \int_{E_F}^{+\infty} dE [G_{\uparrow}G_{\downarrow}f(E - E_F) + G_{\downarrow}^*G_{\uparrow}^*f(E - E_F)] \]  

\[ p(r) = \int_{-\infty}^{E_F} dE [G_{\downarrow}G_{\uparrow}[1 - f(E - E_F)] + G_{\downarrow}^*G_{\uparrow}^*[1 - f(E - E_F)]] \]  

where \( E \) is partial Fermi level in CNT, \( E_{F(D,S)} \) is the Fermi level in drain/source. Then, the carrier densities are put into the Poisson equation of the device and solve it self-consistently. The Poisson equation of the device can be given as:

\[ \nabla^2 U(r, z) = -\frac{\rho(r, z)}{\varepsilon} \]  

where \( U \) is electrostatic potential, \( \varepsilon \) is dielectric constant, \( \rho \) is the distribution of net charge. The Poisson equation is essentially a 2-D problem along the tube (\( z \)-direction) and the radial direction (\( r \)-direction) in cylindrical coordinates, since the potential and charge density are invariant around the nanotube in the coaxially gated CNT transistor.

In the contacts between gate and CNT, the potential \( V \) is determined by Dirichlet boundary condition \( eV = eV_g + \phi_{CNT} + \phi_s \), where \( V_g \) is gate voltage, \( \phi_{CNT} \) and \( \phi_s \) is the work function of CNT and gate electrode respectively. The Neumann boundary condition is introduced along the exposed surface of the dielectric, which means the normal component of potential gradient in the boundary is zero to meet the electroneutrality condition.

By using this model, we can get the channel current is:

\[ I = \frac{4e}{h} \int dE \{ f(E - E_F) - f(E - E_D) \} \]  

In the above equation, \( T[E] = \text{Trace}[\Gamma G^* \Gamma \Gamma G] \), which is the transmission coefficient of electron tunneling through the channel, \( E_{F(D,S)} \) is the Fermi level of drain/source.

Fig. 1. Schematic cross-sectional view of the proposed CNTFETs.

Fig. 2. Transfer characteristics of DMG structure. \( L_g = 20 \) nm.

A quasi-static treatment was used to assess high-frequency performance of CNTFETs [25]. The intrinsic cutoff frequency of the transistor is computed by

\[ f_T = \frac{1}{2\pi} \frac{g_m}{C_g} \]  

where the transconductance \( g_m \) and the gate capacitance \( C_g \) are

\[ g_m = \frac{\partial I_d}{\partial V_g} \]  

\[ C_g = \frac{\partial Q_g}{\partial V_g} \]  

The total charge \( Q_g \) on the gate can be calculated from the electric flux density at the gate electrode surface

\[ Q_g = 2\pi (r_{CNT} + T_{OX}) \int_{L_1}^{L_2} D_1(z)dz + 2\pi \int_{r_{CNT} + T_{OX} + t_h}^{r_{CNT} + T_{OX} + t_h} rD_2(r)dr - 2\pi \int_{r_{CNT} + T_{OX}}^{r_{CNT} + T_{OX} + t_h} rD_2(r)dr \]  

Fig. 3. Comparison of drain current versus gate voltage for C-CNTFETs and DMG-CNTFETs with and without halo doping. \( L_g = 20 \) nm.
دریافت فوری
متن کامل مقاله

امکان دانلود نسخه تمام متن مقالات انگلیسی
امکان دانلود نسخه ترجمه شده مقالات
پذیرش سفارش ترجمه تخصصی
امکان جستجو در آرشیو جامعی از صدها موضوع و هزاران مقاله
امکان دانلود رایگان ۲ صفحه اول هر مقاله
امکان پرداخت اینترنتی با کلیه کارت های عضو شتاب
دانلود فوری مقاله پس از پرداخت آنلاین
پشتیبانی کامل خرید با بهره مندی از سیستم هوشمند رهگیری سفارشات