


Accepted Manuscript



Title: Power-efficient Scheduling of Parallel Real-time Tasks on Performance Asymmetric Multicore Processors

Authors: Basharat Mahmood, Naveed Ahmad, Saif U.R. Malik, Adeel Anjum, Saif ul Islam

PII: S2210-5379(16)30113-5
DOI: <https://doi.org/10.1016/j.suscom.2017.10.012>
Reference: SUSCOM 203

To appear in:

Received date: 21-7-2016
Revised date: 28-7-2017
Accepted date: 31-10-2017

Please cite this article as: Basharat Mahmood, Naveed Ahmad, Saif U.R. Malik, Adeel Anjum, Saif ul Islam, Power-efficient Scheduling of Parallel Real-time Tasks on Performance Asymmetric Multicore Processors, Sustainable Computing: Informatics and Systems <https://doi.org/10.1016/j.suscom.2017.10.012>

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

Power-efficient Scheduling of Parallel Real-time Tasks on Performance Asymmetric Multicore Processors

Basharat Mahmood, Naveed Ahmad*, Saif U.R. Malik, Adeel Anjum, Saif ul Islam

COMSATS Institute of Information Technology, Islamabad 46000, Pakistan.

Corresponding Author: Naveed Ahmad

Email Address: naveedahmad@comsats.edu.pk

Cell No. +923028108080

Highlights

- A novel EDF-based partitioned scheduling strategy for parallel tasks on single-ISA heterogeneous multi-core processor is proposed
- The application of the DVFS for the efficient power consumption under the proposed strategy is discussed
- Up to 23% energy is saved at the moderate system workload
- Proposed algorithm – parallelEDF – is compared with Equally Fit (EF) algorithm on 70 nm based performance asymmetric multicore processor
- The formal modeling of the proposed system using high-level petri-nets (HLPN), while these models are also verified using the Satisfiability Modulo Theory (SMT), and Z3 Solver.

Abstract

The use of computing devices has increased dramatically in recent time, which results in huge power consumption. This situation has made the power consumption a critical metric for evaluating the performance of a computing device. In this paper, we have addressed the real-time scheduling problem of parallel tasks on a performance asymmetric multicore processor with m cores with intent to reduce the power consumption. The proposed algorithm – parallelEDF – first divides the tasks into m segments and then executes these distributed tasks in earliest deadline first (EDF) fashion. Dynamic voltage and frequency scaling (DVFS) is also applied for power savings. We have evaluated the performance of the parallelEDF scheduling algorithm with Equally Fit (EF) algorithm on 70 nm based performance asymmetric multicore processor. The results reveal that up to 28% power can be saved at high system utilization level (about 80% system utilization). We have formally modeled the parallelEDF algorithm using high-level Petri nets (HLPN) while these models are also verified using the Satisfiability Modulo Theory (SMT), and Z3 Solver.

Keywords: Real-time Scheduling; Parallel Tasks; Power Consumption; DVFS; Performance Asymmetric Multicore Processor.

1. INTRODUCTION

Real-time tasks are constrained by timing requirements and required to be completed with-in associated deadlines. Any violation of these timing constraints can lead to a catastrophic result. Therefore for a real-time system, meeting task deadlines is as important as performing the task correctly [7]. Over the years, the complexity of real-time applications has increased hugely. To fulfill the requirements of such processing intensive applications much more processing power is required. Increasing the clock frequency of the processor is a solution but it suffers from high power consumption (as the performance is directly related to the clock frequency of the processor) [2].

متن کامل مقاله

دریافت فوری ←

ISIArticles

مرجع مقالات تخصصی ایران

- ✓ امکان دانلود نسخه تمام متن مقالات انگلیسی
- ✓ امکان دانلود نسخه ترجمه شده مقالات
- ✓ پذیرش سفارش ترجمه تخصصی
- ✓ امکان جستجو در آرشیو جامعی از صدها موضوع و هزاران مقاله
- ✓ امکان دانلود رایگان ۲ صفحه اول هر مقاله
- ✓ امکان پرداخت اینترنتی با کلیه کارت های عضو شتاب
- ✓ دانلود فوری مقاله پس از پرداخت آنلاین
- ✓ پشتیبانی کامل خرید با بهره مندی از سیستم هوشمند رهگیری سفارشات