Accepted Manuscript

Caching architecture for flexible FPGA ray tracing platform

S. Collinson, O. Sinnen

PII: S0743-7315(17)30007-2

DOI: http://dx.doi.org/10.1016/j.jpdc.2017.01.001

Reference: YJPDC 3602

To appear in: J. Parallel Distrib. Comput.

Received date: 1 December 2015 Revised date: 16 July 2016 Accepted date: 3 January 2017



Please cite this article as: S. Collinson, O. Sinnen, Caching architecture for flexible FPGA ray tracing platform, *J. Parallel Distrib. Comput.* (2017), http://dx.doi.org/10.1016/j.jpdc.2017.01.001

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

ACCEPTED MANUSCRIPT

*Highlights (for review)

- * We investigate and propose an FPGA platform to efficiently explore ray tracing on FPGAs.
- * We study the typical memory access patterns to the ray tracing data structures.
- * We propose of a data structure specific cache and novel node cache replacement policy.
- * Experimental evaluation of the proposed platform on real hardware is performed.
- * The proposed cache architecture successfully alleviates the memory bandwidth bottleneck.

دريافت فورى ب

ISIArticles مرجع مقالات تخصصی ایران

- ✔ امكان دانلود نسخه تمام متن مقالات انگليسي
 - ✓ امكان دانلود نسخه ترجمه شده مقالات
 - ✓ پذیرش سفارش ترجمه تخصصی
- ✓ امکان جستجو در آرشیو جامعی از صدها موضوع و هزاران مقاله
 - ✓ امكان دانلود رايگان ۲ صفحه اول هر مقاله
 - ✔ امکان پرداخت اینترنتی با کلیه کارت های عضو شتاب
 - ✓ دانلود فوری مقاله پس از پرداخت آنلاین
- ✓ پشتیبانی کامل خرید با بهره مندی از سیستم هوشمند رهگیری سفارشات