


Accepted Manuscript

Fast Profiling Framework and Race Detection for Heterogeneous System

Cheng-Kung Lai, Chih-Wei Yeh, Chia-Heng Tu, Shih-Hao Hung

PII: S1383-7621(17)30115-7
DOI: [10.1016/j.sysarc.2017.10.010](https://doi.org/10.1016/j.sysarc.2017.10.010)
Reference: SYSARC 1469



To appear in: *Journal of Systems Architecture*

Received date: 28 February 2017
Revised date: 29 September 2017
Accepted date: 11 October 2017

Please cite this article as: Cheng-Kung Lai, Chih-Wei Yeh, Chia-Heng Tu, Shih-Hao Hung, Fast Profiling Framework and Race Detection for Heterogeneous System, *Journal of Systems Architecture* (2017), doi: [10.1016/j.sysarc.2017.10.010](https://doi.org/10.1016/j.sysarc.2017.10.010)

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

Fast Profiling Framework and Race Detection for Heterogeneous System

Cheng-Kung Lai^a

No. 1, Sec. 4, Roosevelt Rd., Taipei, Taiwan

Chih-Wei Yeh^a, Chia-Heng Tu^b, Shih-Hao Hung^b

*^aCollege of Computer Science and Information Engineering
National Taiwan University*

*^bCollege of Computer Science and Information Engineering
National Cheng Kung University*

Abstract

Heterogeneous computing is a growing trend in recent computer architecture design and is often used to improve the performance and power efficiency for computing applications by utilizing the special-purpose processors or accelerators, such as the Graphic Computing Unit (GPU), Field Programmable Gate Array (FPGA) and Digital Signal Processor (DSP). With the increase of complexity, the interaction among accelerators and processors could be deadfall if a race condition happens. However, the existing tools for such task are either too slow or hard to extend the race condition detection mechanism. Therefore, tools for application profiling with approximate timing model are important to the design of such heterogeneous systems in a timing manner.

In this paper, we proposed a pluggable GPU interface on an existing timing approximate CPU simulator based on QEMU for analyzing the memory behavior of heterogeneous systems. Monitoring the memory behavior, the pluggable interface could be extended to any kinds of accelerators, such as GPU, DSP and FPGA, for race condition detection. Taking the GPU as an example, we integrated the detailed GPU simulator from Multi2Sim with the existing timing

*Email addresses: r03922124@csie.ntu.edu.tw (Cheng-Kung Lai),
f02922034@csie.ntu.edu.tw (Chih-Wei Yeh), chiaheng@mail.ncku.edu.tw (Chia-Heng Tu),
hungsh@csie.ntu.edu.tw (Shih-Hao Hung)*

متن کامل مقاله

دریافت فوری ←

ISIArticles

مرجع مقالات تخصصی ایران

- ✓ امکان دانلود نسخه تمام متن مقالات انگلیسی
- ✓ امکان دانلود نسخه ترجمه شده مقالات
- ✓ پذیرش سفارش ترجمه تخصصی
- ✓ امکان جستجو در آرشیو جامعی از صدها موضوع و هزاران مقاله
- ✓ امکان دانلود رایگان ۲ صفحه اول هر مقاله
- ✓ امکان پرداخت اینترنتی با کلیه کارت های عضو شتاب
- ✓ دانلود فوری مقاله پس از پرداخت آنلاین
- ✓ پشتیبانی کامل خرید با بهره مندی از سیستم هوشمند رهگیری سفارشات