High mobility CMOS technologies using III–V/Ge channels on Si platform

S. Takagi a,⁎, S.-H. Kim a, M. Yokoyama a, R. Zhang a, N. Taoka a, Y. Urabe b, T. Yasuda b, H. Yamada c, O. Ichikawa c, N. Fukushima c, M. Hata c, M. Takenaka a

a Department of Electrical Engineering and Information Systems, The University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo 113-8656, Japan
b National Institute of Advanced Industrial Science and Technology, 1-1-1 Umezono, Tsukuba, Ibaraki 305-8568, Japan
c Sumitomo Chemical Co. Ltd., 6 Kitahara, Tsukuba, Ibaraki 300-3294, Japan

⁎Corresponding author.
E-mail address: takagi@ee.t.u-tokyo.ac.jp (S. Takagi).

A R T I C L E   I N F O

Article history:
Available online 29 April 2013

Keywords:
MOSFET
Mobility
Strain
SiGe
Ge
III–V Semiconductors

A B S T R A C T

MOSFETs using channel materials with high mobility and low effective mass have been regarded as strongly important for obtaining high current drive and low supply voltage CMOS under sub 10 nm regime. From this viewpoint, attentions have recently been paid to Ge and III–V channels. In this paper, possible solutions for realizing III–V/Ge MOSFETs on the Si platform are presented. The high quality III–V channel formation on Si substrates can be realized through direct wafer bonding. The gate stack formation is constructed on a basis of atomic layer deposition (ALD) Al2O3 gate insulators for both InGaAs and Ge MOSFETs. As the source/drain (S/D) formation, Ni-based metal S/D is implemented for both InGaAs and Ge MOSFETs. By combining these technologies, we demonstrate successful integration of InGaAs-Ge MOSFETs on a same wafer and their superior device performance.

© 2013 Elsevier Ltd. All rights reserved.

1. Introduction

It has been well recognized that new device engineering is indispensable in overcoming difficulties of advanced CMOS and realizing high performance LSIs under 10 nm regime. Here, the channel materials with high mobility and, more essentially, low effective mass, are preferable under quasi-ballistic transport expected in ultra-short channel regime [1]. From this viewpoint, strong attentions have recently been paid to Ge and III–V semiconductor channels. Because of extremely high electron mobility and electron effective mass of Ge and III–V semiconductors such as GaAs, InP, InGaAs and InAs and extremely high hole mobility and hole effective mass of Ge, Ge and III–V materials are suitable for high performance CMOS applications. The ITRS 2011 is predicting that the timeline for introducing Ge and InGaAs channels is set at 2018 [2].

One of the ultimate CMOS structures can be the combination of III–V nMOSFETs and Ge pMOSFETs, as shown in Fig. 1 [1,3,4]. Here, MOSFETs using these materials must be fabricated on Si substrates in order to utilize Si CMOS platform, meaning the necessity of the co-integration of III–V/Ge on Si, which is often called heterogeneous integration. Also, those channels must be ultrathin body structures such as ultrathin films, Fin structures or nano-wire structures, because of the suppression of short channel effects. The gate stacks composed of high k gate insulators and metal gates are regarded as mandatory for scaled CMOS. The formation of source/drain (S/D) regions with low resistance and leakage current is also a critical issue for ultrathin body structure. One promising structure is metal S/D, which inherently provides the low S/D resistance.

Here, one of the most important requirements of III–V/Ge channel MOSFETs on the Si platform is to form these channel materials with high crystal quality on a large size Si wafer, in order to fully utilize the present Si CMOS platform and to realize LSIs. This is because the advanced fabrication facilities and LSI design platform are mandatory for realizing highly-integrated systems. As a result, the co-integration of the III–V and Ge channel materials on a Si substrate, in other words, the heterogeneous integration, is indispensable. Fig. 2 shows a variety of possible applications of III–V/Ge materials on the Si CMOS platform [4]. The CMOS devices using those non-Si material channels are corresponding to the so-called Moore Moore approach pursuing for higher current drive. There are currently many possibilities in the CMOS configuration. III–V n-MOSFET and Ge p-MOSFET can be combined with strained-Si devices, aggressively developed so far. Also, if high performance Ge n-MOSFET or III–V p-MOSFET are realized, Ge CMOS or III–V CMOS is also viable in terms of the simplicity of the channel structures. Also, one of the ultimate CMOS structure can be a combination of III–V channel n-MOSFET and Ge channel p-MOSFET [3], as proposed in Fig. 1. Which device structures will be adopted is strongly dependent on the progress in the device technologies of each MOSFET and the integration technologies and, finally, on the balance between the performance merit and the fabrication cost.

This heterogeneous integration is, on the other hand, expected to create novel LSIs or SoC utilizing a variety of device families.
along the More-than-Moore and the Beyond-CMOS approaches, in addition to the More-Moore approach, as seen in Fig. 1. One typical example of the beyond CMOS devices is tunneling FETs aiming at ultra-low power applications. However, one of the drawbacks of the tunneling FETs is the low drive current due to low tunneling probability of electron through the band-gap. Since Ge and InGaAs have the lower band-gap than Si, the much higher on-current is expected in tunneling FET using these channel materials [5,6]. Also, Ge and III–V materials are more suitable for optical devices and ultra high frequency analog devices. In addition to them, a variety of functional devices based on non-Si materials can be integrated with Si digital CMOS, leading to new SoCs along the More-than-Moore approach. Possible near-term applications could be (1) integration with optical interconnects at ultra-low power applications. However, one of the drawbacks of the tunneling FETs is the low drive current due to low tunneling probability of electron through the band-gap. Since Ge and InGaAs have the lower band-gap than Si, the much higher on-current is expected in tunneling FET using these channel materials [5,6].

Also, Ge and III–V materials are more suitable for optical devices and ultra high frequency analog devices. In addition to them, a variety of functional devices based on non-Si materials can be integrated with Si digital CMOS, leading to new SoCs along the More-than-Moore approach. Possible near-term applications could be (1) integration with optical interconnects at ultra-low power applications. However, one of the drawbacks of the tunneling FETs is the low drive current due to low tunneling probability of electron through the band-gap. Since Ge and InGaAs have the lower band-gap than Si, the much higher on-current is expected in tunneling FET using these channel materials [5,6].

In this paper, we present several possible and viable solutions for the above critical issues. First, we give several technologies for realizing III–V MOSFETs on Si substrates and present the device properties. Next, we touch on the Ge gate stack technologies, which is one of the critical issues of Ge MOSFETs. Finally, we present an example of the integration of Ge and III–V MOSFETs on a same wafer through the combination of the developed fabrication technologies.

### 2. III–V mosfet technologies

The high quality III–V channel formation on the Si platform is very challenging. While there are many approaches in III–V channel formation on Si such as wafer-level hetero-epitaxy [7–9], selective hetero-exptaxy [10–15] and epitaxial transfer [16,17], we are currently employing the direct wafer bonding (DWB) process of InGaAs/InP wafers with Si substrates for fabricating the InGaAs-On-Insulator (InGaAs-OI) substrates [18–29]. ECR-plasma SiO$_2$ [18,19,24] and ALD Al$_2$O$_3$ films [20–23,25–29] have been used as buried-oxide (BOX) layers. We can precisely control the thickness of the BOX layers, because the bonded SiO$_2$ or Al$_2$O$_3$ layers are used as BOX layers. Fig. 4a and b shows the schematic fabrication process of the InGaAs-OI substrates and a cross-sectional transmission electron microscope (TEM) micrograph of the bonded interface [23,25], respectively. The 3.2-nm-thick InGaAs-OI layer shows excellent uniformity with the smooth and abrupt interfaces. The thickness of the ultrathin BOX layer was approximately 7.7 nm. We could not find any serious damages in the extremely-thin body (ETB) InGaAs-OI layers, indicating that the developed DWB process of the InGaAs-OI substrates is effective in suppressing short channel effects (SCEs).

In this paper, we present several possible and viable solutions for the above critical issues. First, we give several technologies for realizing III–V MOSFETs on Si substrates and present the device properties. Next, we touch on the Ge gate stack technologies, which is one of the critical issues of Ge MOSFETs. Finally, we present an example of the integration of Ge and III–V MOSFETs on a same wafer through the combination of the developed fabrication technologies.

Fig. 1. Ultimate CMOS device structure composed of III–V nMOSFET and Ge pMOSFET.

Fig. 2. Possible evolution scenario for III–V/Ge devices on Si platform through heterogeneous integration.

Fig. 3. Critical issues for realizing III–V/Ge MOSFETs on the Si platform.

Fig. 4a and b shows the schematic fabrication process of the InGaAs-OI substrates and a cross-sectional transmission electron microscope (TEM) micrograph of the bonded interface [23,25], respectively. The 3.2-nm-thick InGaAs-OI layer shows excellent uniformity with the smooth and abrupt interfaces. The thickness of the ultrathin BOX layer was approximately 7.7 nm. We could not find any serious damages in the extremely-thin body (ETB) InGaAs-OI layers, indicating that the developed DWB process of the InGaAs-OI substrates is effective in suppressing short channel effects (SCEs). Also, the ultrathin BOX allows us to utilize the freedom of the threshold voltage control by back bias and impurity doping in Si substrates and to easily integrate III–V-OI devices with Si ones.

We have succeeded in fabricating the InGaAs-OI n-MOSFETs with InGaAs thickness of 100 nm under front-gate configuration [23,25]. The S/D regions were formed by standard Si ion implantation. Fig. 5a shows the effective mobility of InGaAs-OI MOSFETs
دریافت فوری
متن کامل مقاله
امکان دانلود نسخه تمام متن مقالات انگلیسی
امکان دانلود نسخه ترجمه شده مقالات
پذیرش سفارش ترجمه تخصصی
امکان جستجو در آرشیو جامعی از صدها موضوع و هزاران مقاله
امکان دانلود رایگان ۲ صفحه اول هر مقاله
امکان پرداخت اینترنتی با کلیه کارت های عضو شتاب
دانلود فوری مقاله پس از پرداخت آنلاین
پشتیبانی کامل خرید با بهره مندی از سیستم هوشمند رهگیری سفارشات