Integration of NEMS resonators in a 65 nm CMOS technology

J.L. Muñoz-Gamarra a,⇑, P. Alcaine b, E. Marigó a, J. Giner a, A. Uranga a, J. Esteve b, N. Barniol a

a Electronic Engineering Department, Universitat Autònoma de Barcelona, 08193 Bellaterra, Spain
b Instituto de Microelectrónica de Barcelona, IMB-CNM-CSIC, Spain

1. Introduction

Microelectronics fabrication technologies are driving relentlessly to manufacture smaller transistors with increasing density on integrated circuit chips. The economic driving forces for this miniaturization are very strong and have driven transistor minimum feature sizes down to the 100 nm regime. In this way we can say that microelectronics technology is entering in the world of Nanotechnology.

On the other hand Nanoelectromechanical (NEMS) devices promise to revolutionize measurements of extremely small displacements and extremely weak forces, particularly at the molecular scale. NEMS can now be built with masses approaching few attograms (10^-18 g) and with cross-sections of about 10 nm. The small mass and size of NEMS give them a number of unique attributes that offer immense potential for new applications and fundamental measurements [1].

Recently there have been some contributions which present CMOS-compatible NEMS resonators for very high performance sensing [2,3]. In these systems top-down approaches with mass production capability are used, obtaining NEMS devices with higher dimensions than CNT [4] and nanowires [5] but with very promising mass sensing capabilities. Another way to reach these minute features is to integrate new and small NEMS devices in smaller CMOS technology nodes [6]. So in order to keep on profiting the robustness of the CMOS standard process and decrease the dimensions of the top-down fabricated resonators we try to extrapolate our technological approach, previously used in AMS 0.35 μm [7] and UMC 0.18 μm [8] to ST 65 nm CMOS technology [9] where sub-100 nm dimensions can be defined.

The first consideration choosing the CMOS technology constitutes the available layers in the technology and how they affect to the resonator performance. In our particular case we will focus on its possible application as a mass sensor based on resonant beams in its first flexural mode. The mass sensitivity follows Eq. (1), where \( \rho \) is the mass density, \( E \) is the Young modulus of the material, and \( t \) and \( l \) are the thickness and length of the clamped–clamped beam respectively (see Fig. 1).

\[
S_m \approx 0.74t^2\rho \sqrt{\frac{\rho}{E}}
\]  
(1)

According to the last equation the best mass sensitivity will be offered by a material with the highest Young modulus and the lowest mass density (as it is shown in Table 1, being the best option carbon nanotube resonators).

Taking Table 1 into consideration, it is clear that polysilicon as a structural layer will be much better than any metal layer (aluminum or copper) available in CMOS technologies, due to its mass density Young modulus ratio, as we can see on column 3 in Table 1. In this sense we have chosen the 65 nm CMOS technology, which constitutes the last technological node in which polysilicon acts as transistor gate. In fact a polysilicon resonator with a length of 1.5 μm, 60 nm width and 100 nm thickness will reach a mass sensitivity of 66 yg/Hz at 232 MHz resonant frequency matching the experimental mass sensitivity of a bottom up silicon nanowire [5].

In contrast, this reduction of the resonator size has the disadvantage of a difficult signal transduction due to a degradation of the signal to noise ratio and the increase of parasitic and not desired effects.

Keywords: NEMS, CMOS-NEMS, Resonators, RF-MEMS, Releasing process, Mass sensor
In our previous works we have been using capacitive readout detection [14] (i.e. measurement of the current at the output driver due to the variation of the capacitance between the resonator and the electrode). This current (called motional current) can be masked if the parasitic capacitance between drivers is high enough. The ratio between them ($I_m$ motional current and $I_p$ parasitic current) is given by the next expression:

$$\frac{I_m}{I_p} = \frac{Z_p}{R_m} = \frac{1}{\omega C_p R_m}$$

where $R_m$ is the motional resistance and can be computed as:

$$R_m = \frac{k s^4}{Q V_{DC}^2 A^2 \varepsilon^2 \omega_0}$$

$V_{DC}$ is the polarization voltage, $Q$ is the quality factor, $s$ is the gap between resonator and electrode, $k$ is the spring constant, $A$ is the coupling area, $\varepsilon$ dielectric constant and finally $\omega_0$ is the resonant frequency. The parasitic capacitance is calculated estimating the fringe capacitance between drivers [15].

A ratio of $I_m/I_p = 0.31$ has been measured previously [14] in the same frequency range. Fixing the clamped–clamped beam dimensions in order to obtain similar mass sensitivity than a silicon nanowire, we can check if the ratio between the motional and parasitic currents is enough to ensure the read-out. In ST 65 nm CMOS technology the metal layer (copper) with minimum dimensions is

Table 1
Cc beam mass sensitivity for different materials considering equal dimensions ($l = 1 \mu m$, $t = 150 \text{ nm}$).

<table>
<thead>
<tr>
<th>Materials</th>
<th>Young modulus [GPa]</th>
<th>Mass density [kg/m$^3$]</th>
<th>$\rho V_0^{2/3} \frac{k s^4}{Q \sqrt{E}}$</th>
<th>$S_m$ [g/Hz]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Polysilicon [10]</td>
<td>160</td>
<td>2230</td>
<td>0.2633</td>
<td>3.121 10$^{-23}$</td>
</tr>
<tr>
<td>Aluminum [7]</td>
<td>131</td>
<td>3000</td>
<td>0.4540</td>
<td>5.033 10$^{-22}$</td>
</tr>
<tr>
<td>Silicon nanowire [12]</td>
<td>160</td>
<td>2230</td>
<td>0.2812</td>
<td>3.121 10$^{-23}$</td>
</tr>
<tr>
<td>Carbon nanotube [13]</td>
<td>1000</td>
<td>2200</td>
<td>0.103</td>
<td>1.145 10$^{-23}$</td>
</tr>
</tbody>
</table>

Table 2
Main parameters for a clamped–clamped beam for different CMOS technologies (see Fig. 1 for dimensions). In order to calculate $R_m$ a $V_{DC}$ of 20 V has been applied in AMS Technology meanwhile a $V_{DC}$ of 30 V has been assumed to ST cases due to its higher snap-in voltages.

<table>
<thead>
<tr>
<th>Technology</th>
<th>$l$ (µm)</th>
<th>$w$ (nm)</th>
<th>$t$ (nm)</th>
<th>$s$ (nm)</th>
<th>$L_0$ (µm)</th>
<th>$W_0$ (µm)</th>
<th>$f_0$ (MHz)</th>
<th>$R_m$</th>
<th>$Q$</th>
<th>$S_m$</th>
<th>$I_m/I_p$</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMS</td>
<td>3.5</td>
<td>350</td>
<td>282</td>
<td>150</td>
<td>3.2</td>
<td>5.0</td>
<td>243</td>
<td>31.1 MΩ</td>
<td>61.5</td>
<td>2.51 10$^{-21}$</td>
<td>0.34</td>
</tr>
<tr>
<td>ST Poly</td>
<td>1.5</td>
<td>60</td>
<td>100</td>
<td>180</td>
<td>1.14</td>
<td>2.44</td>
<td>232</td>
<td>24.7 MΩ</td>
<td>13.9</td>
<td>6.6 10$^{-23}$</td>
<td>1.99</td>
</tr>
<tr>
<td>ST M1</td>
<td>1.17</td>
<td>90</td>
<td>180</td>
<td>160</td>
<td>0.81</td>
<td>2.46</td>
<td>245</td>
<td>69.5 MΩ</td>
<td>18.9</td>
<td>56.8 10$^{-22}$</td>
<td>0.49</td>
</tr>
</tbody>
</table>

Fig. 1. Schematic of a clamped–clamped beam with symmetrical driver electrodes to allow a two port electrical characterization. Main dimensional parameters are shown.

Fig. 2. (a) SEM image of the resonator area as received from the ST CMOS technology foundry. (b) Cross section schematic of ST 65 nm technology showing the WINDOW, that is defined on the ENCAPSULATION and PASSIVATION layer in order to release the structure. (c) SEM image of a Field Ion Beam cut of the CHIP over a metal M1 resonator area as it is received from the foundry. The different silicon oxide and etch stopper layers are clearly appreciated and are indicated with an arrow.
دریافت فوری متن کامل مقاله

امکان دانلود نسخه تمام متن مقالات انگلیسی
امکان دانلود نسخه ترجمه شده مقالات
پذیرش سفارش ترجمه تخصصی
امکان جستجو در آرشیو جامعی از صدها موضوع و هزاران مقاله
امکان دانلود رایگان ۲ صفحه اول هر مقاله
امکان پرداخت اینترنتی با کلیه کارت های عضو شتاب
دانلود فوری مقاله پس از پرداخت آنلاین
پشتیبانی کامل خرید با بهره مندی از سیستم هوشمند رهگیری سفارشات