بهینه سازی عددی 3 بعدی مبتنی بر سیلیکون با کارایی بالا به موازات میکرو کانال مخزن حرارتی با جریان مایع
|کد مقاله||سال انتشار||تعداد صفحات مقاله انگلیسی||ترجمه فارسی|
|10428||2007||10 صفحه PDF||سفارش دهید|
نسخه انگلیسی مقاله همین الان قابل دانلود است.
هزینه ترجمه مقاله بر اساس تعداد کلمات مقاله انگلیسی محاسبه می شود.
این مقاله تقریباً شامل 5222 کلمه می باشد.
هزینه ترجمه مقاله توسط مترجمان با تجربه، طبق جدول زیر محاسبه می شود:
Publisher : Elsevier - Science Direct (الزویر - ساینس دایرکت)
Journal : International Journal of Heat and Mass Transfer, Volume 50, Issues 15–16, July 2007, Pages 2895–2904
A full 3-dimensional (3D) conjugate heat transfer model has been developed to simulate the heat transfer performance of silicon-based, parallel microchannel heat sinks. A semi-normalized 3-dimensional heat transfer model has been developed, validated and used to optimize the geometric structure of these types of microheat sinks. Under a constant pumping power of 0.05 W for a water-cooled microheat sink, the optimized geometric parameters of the structure as determined by the model were a pitch of 100 μm, a channel width of 60 μm and a channel depth of about 700 μm. The thermal resistance of this optimized microheat sink was calculated for different pumping powers based on the full 3D conjugate heat transfer model and compared with the initial experimental results obtained by Tuckerman and Pease in 1981. This comparison indicated that for a given pumping poser, the overall cooling capacity could be enhanced by more than 20% using the optimized spacing and channel dimensions. The overall thermal resistance was 0.068 °C/W for a pumping power of 2 W.
Recent advances in microelectromechanical devices (MEMS), advances in very large-scale integration (VLSI) technologies and the associated microminiaturization of semiconductor devices in general, has led to significant increases in the packaging densities and associated heat fluxes generated within these devices. These increases are typified by the projections in the International Technology Roadmap for Semiconductors (ITRS)  that indicates that volumetric heat generation rates will approach 3.3 × 104 W/mm3. This level of power generation will require that junction-to-ambient thermal resistances be below 0.14 °C/W in order to meet the suggested maximum junction temperatures of 85 °C required for long-term, high-performance operation of these devices. One of the possible methods for removing the resulting high heat fluxes, is to utilize microchannel heat sinks with or without phase change, fabricated as an integral part of the silicon wafers. This approach was first presented over 25 years ago by Tuckerman and Pease . Since that time, numerous investigations have been conducted using a variety of designs and geometric configurations. However, review of the existing experimental results indicates that in the vast majority of these investigations, the geometries evaluated were selected arbitrarily or based upon ease of fabrication, rather than through the use of some sort of theoretical or computational analysis to determine the optimal configuration. As a result, the thermal performance of these non-optimal devices was well below what could be achieved with relatively small changes in the geometry and that the current technology was sufficiently robust to allow the fabrication of these optimized geometries. While many of the initial investigations were performed on non-optimal geometries, the results clearly indicated a relationship between the cross-sectional aspect ratio and the flow friction and convective heat transfer for both laminar and turbulent conditions. In a majority of cases, silicon-based MEMS technology was used to create microchannels within silicon wafers that had trapezoidal or triangular cross-sections (anisotropic wet etching on 〈1 0 0〉 wafer) or rectangular cross-sections (DRIE or wet etching on 〈1 1 0〉 wafers) as opposed to more traditional circular cross-sections. In addition, in most cases, heat was added to the bottom of the wafer, resulting in non-symmetrical heat addition to the channel periphery. Recently, efforts have been underway to analyze the possible optimal structure for these parallel microchannel heat sinks , , , , , ,  and . Among these optimization works, two principle methods were adopted: one is the fin efficiency method , ,  and  and the second is a numerical computation method , ,  and . It is interesting to note that optimal geometries suggested by these two approaches were seldom similar. This may be due to the fact that the fin efficiency method requires a number of assumptions, which may vary from one investigator to the next and hence, reduce the accuracy of the results, for example (i) the assumption of the heat transfer coefficient which could vary for different investigations, (ii) the assumption of a constant temperature difference between the solid and the bulk fluid, and (iii) the assumption that the axial heat conduction is negligible. Alternatively, in the majority of the numerical approaches developed, a very simple 2-dimensional heat transfer model was used to determine the optimal value  and  or in some cases, a very coarse mesh was adopted  for use in the numerical approach. Recently, Li and Peterson  proposed a rigorous, 3-dimensional semi-normalized numerical method to explore the optimal geometry of the parallel microchannel heat sinks and demonstrated that on a silicon wafer with a typical thickness of 450 μm, the configurations first used by Tuckerman and Pease  and by Kawano et al. , were quite close to the optimized values predicted by the numerical model. Nevertheless, the ultimate optimal geometry was not achieved due to the constraint of the wafer thickness of 450 μm. In the current investigation, a detailed full 3-dimensional numerical simulation of the conjugate heat transfer problem was conducted in order to analyze the effect of the geometry of these silicon-based microchannel heat sinks on the overall heat transfer performance and to determine the optimal structure of the microheat sink under the assumption of a constant pumping power. The microheat sinks evaluated in this investigation, consist of a 10 mm long and 10 mm wide silicon substrate (1 cm2). Using this configuration, the effects of the microchannel geometry on the temperature distribution in the heat sink (or the thermal resistance) are investigated. With the optimized geometry, the heat transfer performance of the microchannel heat sink as determined by the variation in the thermal resistance was then calculated for different pumping powers and compared with the existing experimental results. In addition, a number of microfabrication issues are also presented and discussed in terms of the feasibility of fabrication of the resulting optimized, deep trench microchannel heat sinks.
نتیجه گیری انگلیسی
In the preceding analysis, a full 3D numerical simulation for fluid flow and heat transfer in parallel microchannel heat sink was developed and used to evaluate and determine the optimal geometric conditions. The results indicate that for relatively low pumping powers, the fully developed flow assumption will introduce a very small and negligible error in the global thermal resistance calculation. The numerical model was validated by comparison with existing experimental data available in the literature and the resulting partially dimensionless, simplified 3D numerical approach for a low pumping power situation was used to determine the dimensionless temperature and the global thermal resistance of the microheat sink. By optimizing the geometry, based upon the minimized thermal resistance, the preferred geometry of the microheat sink for a pumping power of 0.05 W was determined to be N = 100/cm (or Wpitch ≈ 100 μm) and a ratio of β = W/Wpitch = 0.6 (or W ≈ 60 μm) with an aspect ratio of α = H/W ≈ 12 (or H ≈ 700 μm). The 3D analysis performed here provides a full understanding of the effects of the geometry of the channel on the heat transfer capacity of these types of heat sinks. Through a detailed comparison with the published benchmark experimental data, improvements in the heat transfer performance using an optimal geometry were found to be significant and not limited by current fabrications restrictions as previously hypothesized. The results are applicable in a wide variety of applications with specific application to the microelectronics industry.